View of An FPGA-based Convolution IP Core for Deep Neural Networks Acceleration

Return to Article Details An FPGA-based Convolution IP Core for Deep Neural Networks Acceleration Download Download PDF